Abstract: Logic synthesis (LS) involves the conversion of high-level circuit descriptions into gate-level netlists. However, identifying the optimal primitive sequences (PS) for this transformation is ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback